

A Common-Gate, *g***m-boosting LNA Using Active Inductor-Based Input Matching for 3.1–10.6 GHz UWB Applications**

Humirah Majeed, Vikram Sing[h](http://orcid.org/0000-0002-8080-0491)

School of Electronics and Communication Engineering, Shri Mata Vaishno Devi University, Katra, Jammu & Kashmir, India

Cite this article as: H. Majeed and V. Singh, "A common-gate, gm-boosting LNA using active inductor-based input matching for 3.1–10.6 GHz UWB applications", *Electrica.*, 22(2), 173-187, 2022.

ABSTRACT

This paper presents the circuit of a low-noise amplifier (LNA) using active inductor (AI) input matching with common gate (CG) current-reused technique. This configuration is implemented in 90 nm CMOS and enables to achieve high power-gain (S_n) with ultra-wideband (UWB) input matching at low power levels. Utilization of modified high-Q AI at the input side of the proposed LNA reduces the number of inductors and achieves UWB from only two inductors. Proposed LNA dissipates 10.4 mW from 1.0 V supply and exhibits an S₂₁ response of 18.0 ± 0.8 dB for 3.1-10.6 GHz with a maximum and average S₂, of 18.8 dB and 18.22 dB, respectively. The proposed LNA has noise-figure (NF) equal to 3.36–4.68 dB, with input (S₁₁) and output (S₂₂) reflection coefficients of less than −9.3 dB and −11.35 dB, respectively across the entire UWB range.

Index Terms-Active-inductor, common-gate, current-reuse, low noise amplifier, UWB

I. INTRODUCTION

Due to the demand for high data rates in wireless communication, ultra-wideband (UWB) technology has attracted great attention. Demand for a high data rate can be achieved using UWB technology as it consumes very less power and requires less complex receiver architectures [\[1,](#page-13-0)[2\]](#page-13-1). Not only this, nowadays, every communication media ranging from TV receiver to telephone receiver has changed from wired to wireless and every wireless communication system needs one or other form of transceiver circuit which consists of a low-noise amplifier (LNA) as a first active key component [[3](#page-13-2)-[7\]](#page-13-3). The signal which an LNA receives from antenna needs to be amplified by the LNA without adding much noise to it. The overall performance of a receiver circuit depends upon the sensitivity of the LNA circuit and it has to satisfy various parameters such as low-noise figure (NF), high power gain (S₂₁), wideband input (S₁₁) and output (S₂₂) matching, high linearity, and unconditional stability.

In order to accomplish all these objectives, different LNA topologies have been proposed by many researchers and each of these topologies have a trade-off between various performance parameters. Based upon complementary metal-oxide semiconductor (CMOS) configurations, common source (CS) [[4,](#page-13-4)[5](#page-13-5),[8-](#page-13-6)[12\]](#page-13-7) and common gate (CG) [[6,](#page-13-8)[7,](#page-13-3)[13](#page-13-9)-[18](#page-13-10)] are the two broad categories in which these LNAs can be classified. These topologies are shown in [Fig. 1](#page-1-0). Common source resistive termination (CS-RT) LNA can be used for wideband impedance matching but at the cost of high NF, as a resistor at the input of the transistor adds thermal noise to the signal [[5\]](#page-13-5). Feedback LNA achieves wideband impedance matching with an NF better than CS-RT as the signal is not attenuated with the noisy resistor before amplification [\[4\]](#page-13-4). For example, LNA pre-sented in [\[8\]](#page-13-6) achieves 12.4 dB S₂₁ with NF of 2.7–3.7 dB. Common source inductive degeneration (CS-ID) topology provides high S_{21} with low NF and good input matching for narrowband applications [[19,](#page-13-11)[20\]](#page-13-12). Distributed LNA employs several parallel transistors to achieve extreme wideband input matching and provides small additive gain and high NF as reported in [\[21,](#page-13-13)[22\]](#page-13-14).

Common gate LNA renders a fairly higher NF as compared to CS amplifiers and a large area is occupied by the inductors used. However, it shows wideband behavior due to its simple and easy achieve input impedance matching by maintaining the transconductance of input

Corresponding author: Vikram Singh **E-mail:** vikram.singh@smvdu.ac.in **Received:** October 14, 2021 **Revised:** February 26, 2022 **Accepted:** March 3, 2022 **DOI:** 10.54614/electrica.2022.21136

tent of this journal is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.

distributed LNA, (e) common gate LNA, (f) CG-CS noise-canceling LNA.

CG transistor close to 20 mS [[14](#page-13-15)]. Common gate followed by CS (CG-CS) noise-canceling technique shown in Fig. 1(f) utilized in [\[23](#page-13-16)-[25\]](#page-13-17) is still unable to resolve the problem of large chip area. Several methods have been utilized to decouple the trade-off between NF and impedance matching, but the trade-off has not been fully decoupled.

For the matching network, most of the LNAs use bulky passive inductors requiring several hundred micrometers of interconnects. These passive inductors also possess fixed inductance values and poor quality factors [\[26\]](#page-13-18). Thus, to reduce the chip area, active inductor LNA topologies have been used in [[27-](#page-13-19)[29\]](#page-13-20). The active inductors are advantageous in the sense that they have tunable inductance value, less cost and high-quality factor, and smaller chip area. An LNA architecture employing active inductor for the input matching is presented in this paper.

The rest of this manuscript is organized as follows: In Section II, the *g*m-boosting mechanism and active inductor are discussed. Section III discusses the proposed LNA circuit and its operation. Input impedance, output impedance, and stability of the proposed LNA are also analyzed in Section III. The results for the proposed LNA are discussed in Section IV. Finally, Section V concludes this manuscript.

II. METHODOLOGY ADOPTED

A. G_m-Boosting Mechanism in LNA

Common gate configuration with g_m -boosting technique is implemented to design an LNA with high gain over the entire UWB besides dissipating very less power. There is a tight coupling between NF characteristics and input impedance matching of CG-LNA. To enhance the performance and to overcome its drawbacks, q_m -boosting technique is a decent choice. The NF of CG-LNA is restricted by 1/g_m and thus can be decreased by increasing the transconductance $(g_m$). At the other aspect, for input matching R_s (\approx 1/ g_m) is set to 50 Ω. Because of the input matching condition, $g_m R_s = 1$, it is not favorable to increase the transconductance randomly in order to reduce the noise factor as the noise factor has an inseparable link with input matching condition. However, by employing the g_m -boosting technique, the *NF* performance can still be improved by decoupling the input matching and noise figure.

Fig. 2, shows a CG-LNA with q_m -boosting. An amplifier with negative gain (−*A*), when inserted between the source and gate terminal of the input CG-stage, will increase the overall transconductance. The input signal is applied to the gate of transistor $M₁$ after being amplified by a gain of −*A* by the inverting gain block; hence, the transconductance of the CG amplifier is increased by (1+*A*) times.

The input matching condition becomes $(1+A)$ $q_{m}R_{s}=1$, thereby reducing the NF by a factor of $(1+A)$, relaxing the stringent requirements on the noise factor. The channel noise of input transistor in g_m-boosted CG-LNA is less because it requires a lower bias current. In Fig. 2, the inverting gain is achieved by using a CS amplifier.

B. Active-Inductor (AI)

Although passive spiral inductors have a wide variety of applications, they suffer from a number of disadvantages as well. The major disadvantages of passive inductors are limited inductance value and simultaneously have low self-resonance frequency which is nontunable. Low-quality factor (*Q*) and large silicon area are another disadvantages of passive inductors. Contrarily, active inductors possess many important advantages such as reduced chip area requirement, high resonance frequencies with high tunable *Q*, and inductance value.

The block diagram of a gyrator-based AI with its schematic as shown in Fig. 3 is utilized in the proposed LNA circuit and it consists of a positive and a negative transconductance amplifiers connected back to back [\[26](#page-13-18)].

In this active inductor, after biasing through the current sources I_{b1} and I_{b2} , the transistor M_1 provides negative transconductance, whereas the transistor $M₂$ provides positive transconductance. This circuit converts capacitance C, which includes gate-drain parasitic capacitance of $M₂$ and other parasitic capacitances into its equivalent active inductor as shown in Fig. 3(c). The input admittance (*Yin,act,ind*) then can be expressed as

$$
Y_{in,act,ind} = \frac{1}{Z_{in,act,ind}} = sC_P + \frac{1}{R_P} + \frac{1}{R_S + sL_{eq}}
$$
(1)

where

$$
C_p = C_{g51};
$$

\n
$$
L_{eq} = C_2 (g_m g_{m2})^{-1} R_p = (g_{ds1} + g_{m2})^{-1};
$$

\n
$$
R_s = g_{ds2} (g_m g_{m2})^{-1};
$$

\n(2)

The drain-source output conductances at node 1 and 2 are given by g_{ds1} and g_{ds2} , respectively. Solving for the self-resonating frequency (ω_0) and quality factor (Q) of the active-inductor in (3) and (4) as

$$
\omega_0 = \sqrt{\frac{1}{C_p L_{eq}} - \frac{R_s^2}{L_{eq}^2}} \approx \sqrt{\frac{1}{C_p L_{eq}}}
$$
 (for small R_s) (3)

$$
Q = \frac{R_p \left[\omega L_{eq} - \omega C_p (R_s^2 + \omega^2 L^2)\right]}{(R_s^2 + \omega^2 L^2) + R_s R_p} \approx \begin{cases} \frac{R_p}{\omega L_{eq}}, & \text{for } R_p >> R_s\\ \frac{\omega L_{eq}}{R_s}, & \text{for } R_s >> R_p \end{cases}
$$
(4)

For achieving good quality, high Q in high value of R_p and small value of R_s are always expected from the active inductor. The active inductor circuit utilized at the input of the proposed LNA is shown in [Fig. 4a,](#page-3-0) where C_2 here includes gate-drain parasitic capacitances of M_2 and M_3 , respectively. The ideal current sources I_{b1} , I_{b2} , and I_{b3} are replaced by MOS current sources in final circuit and this will reduce the value of series resistance R_s and increase the equivalent inductance *Leq*.

From small signal equivalent of the active inductor used in this LNA is shown in [Fig. 4b](#page-3-0), the equivalent values for C_{p} , R_{p} , R_{s} , and L_{eq} can be approximated as:

$$
C_p \approx C_{gs1}; R_p \approx \frac{1}{g_{ds2}}; R_s \approx \frac{g_{ds1}g_{ds3}}{g_m g_{m2}g_{m3}}; L_{eq} \approx \frac{sC_{gs2}}{g_m g_{m2}}
$$
(5)

where g_{ds1} , g_{ds2} , and g_{ds3} are the drain-source conductance of transistor M_1 , M_2 , and M_3 , respectively. From equation (5), it is clear that L_{eq} is inversely proportional to g_{m1} and g_{m2} . Now, using equations (3), (4), and (5), the resonant frequency and the quality factor (Q) of the active inductor shown in [Fig. 4a](#page-3-0) can be expressed as

$$
\omega_0 = \sqrt{\frac{g_m g_{m2}}{C_{gs} C_{gs2}}} \; ; \; Q = \sqrt{\frac{g_m g_{m2} g_{m3}^2 C_{gs2}}{g_{ds}^2 g_{ds}^2 C_{gs1}}} \tag{6}
$$

It is clear from equation (6) that the resonant frequency of the active inductor shown in [Fig. 4](#page-3-0) is directly proportional to g_{m1} and g_{m2} , whereas its Q-factor is directly proportional to g_{m1}, g_{m2} , and g_{m3} . The variation in Q-factor with frequency for the active inductor used in this LNA is shown in Fig. 4(c) and it achieves a minimum Q-factor of 7.3 for 3.1–10.6 GHz frequency range.

III. PROPOSED ACTIVE INDUCTOR-BASED LNA

The proposed g_m -boosted active inductor-based LNA with CG as input stage is shown in [Fig. 5.](#page-3-0) The active inductor topology here is used for input-impedance matching whereas the CG topology with *g*m-boosting is employed here for achieving high gain and low NF over the UWB frequency range.

The input matching network is designed using a gyrator-C-based AI realized by transistors M_1 , M_3 forming positive transconductance and biased using current sources I_{b1} and I_{b3} , whereas M_2 is forming negative transconductance and biased using I_{b2} . The active inductor is connected in conjugation with the CG stage to achieve the matching condition. The transistor M_s is in CG mode and the inverting gain block is realized using CS transistor $M₄$. The transistor $M₄$ is connected between the gate-to-source terminal of CG transistor M_{5} , thus boosting its transconductance by a factor of $A \approx g_{\text{ma}}R_2$, without increasing the bias current. Increasing the transconductance by A times, the noise factor is reduced by the same amount thus decoupling the noise factor and input matching characteristics. The effect of adding q_m -boosting transistor M_4 on S_{21} and NF is shown in [Fig. 6](#page-4-0). Also, the CG configuration reduces the miller effect and provides a better isolation to the output signal and a noise factor relatively independent of frequency. The bias network of $M₄$ comprises of gate biasing resistor R_1 and the coupling capacitor C_1 . Similarly, the resistor R_3 and capacitor C_3 form the bias network of M₅.

The output of $M₅$ is loaded by LC tank in which inductor $L₁$ is tuned with gate-drain capacitance of $M₅$. Signal matching from stage-1 to stage-2 is achieved by another serially tuned LC tank formed by inductor *L*₂ and gate-source parasitic capacitance *C*_{qs6} of successive gainstage formed by transistor M_{6} .

Transistor $M₇$ acts as the buffer stage with the current source load being modeled by $M₉$ and the biasing resistance $R₇$. The individual elements used in the proposed LNA with their values are listed in [Table I.](#page-4-0)

A. Circuit Analysis of Proposed *1) Input Matching Analysis*

As is well known, the input impedance of the LNA should be matched with the source impedance R_s for maximum power transfer and least reflections, where R_s is the receiver's antenna resistance. The simplified small-signal equivalent circuit of the input stage for calculating input impedance of the proposed LNA is shown in [Fig. 7](#page-4-0). For smallsignal analysis, the biasing capacitors C_1 and C_3 are considered as short-circuited. The resistance R_{eq} shown in [Fig. 7](#page-4-0) is parallel combination of $1/g_{ds4}$, R_2 and R_3 (i.e., $R_{eq} = ((1/g_{ds4})||R_2||R_3)$.

The input impedance of the proposed LNA can be approximated as:

$$
Z_{in_INA} \approx Z_x || \left(Z_{in,act,ind} || \frac{1}{j \omega C_{gs4}} \right)
$$
 (7)

where Z_{inactind} is the total impedance of the active inductor, C_{gs4} is the gate-to-source capacitance of $M₄$, and impedance Z_x is given by:

$$
Z_x = \frac{V_x}{I_x} = \frac{1 + Z_{load}g_{ds5}}{g_{ms} + g_{ds5}}
$$
(8)

where g_{ms} is the transconductance of M₅ and Z_{load} is the load impedance. The input reflection coefficient (S_{11}) , which is a function of input impedance $Z_{\text{in,LNA}}$ and source resistance R_{s} , is given by:

TABLE I. COMPONENTS FOR THE PROPOSED AI-BASED LNA CIRCUIT

$$
S_{11} = \frac{Z_{in,INA} - R_s}{Z_{in,INA} + R_s}
$$
 (9)

The major portion of wideband input matching is provided by the $1/g_{ms}$, whereas the rest is contributed by the input impedance of active inductor and the g_m -boosting stage. The input imedance matching (S_{11}) for different values of g_{m1} , g_{m4} , and g_{m5} is shown in [Fig. 8](#page-5-0) from which it is depicted that transistor M1 of AI and transistor M4 of input CG-stage are playing an important role in achieving UWB input matching.

2) Output Matching Analysis

Another issue responsible for achieving a good LNA circuit design is output impedance matching which can be defined using output reflection coefficient (S_{22}) . The ac equivalent of the output buffer stage is shown in [Fig. 9.](#page-5-0)

Exploiting the ac analysis of output stage, the output impedance (Z_{out,LNA}) is given by:

$$
Z_{out, LNA} = \frac{V_{out}}{I_{out}} = \frac{r_{ds7} || r_{ds8} || (j\omega C_{gs7})^{-1}}{1 + g_{m7} (r_{ds7} || r_{ds8} || (j\omega C_{gs7})^{-1})}
$$
(10)

where $r_{ds7} = (g_{ds7})^{-1}$, $r_{ds8} = (g_{ds8})^{-1}$, g_{m7} , and C_{gs7} are transconductance and gate-to-source parasitic capacitance of $M₇$ and $M₈$, respectively and then S_{22} can be expressed as:

$$
S_{22} = \frac{Z_{out,INA} - R_s}{Z_{out,INA} + R_s}
$$
\n(11)

C) Noise Analysis

For the NF analysis, the small-signal noise equivalent circuit of the proposed LNA is shown in [Fig. 10,](#page-6-0) where the drain-induced channel thermal noise is considered as the main source of noise in transistors used in active inductor and the CG current reused.

Absolutely, the noise added by the active inductor at node1 cannot be ignored; therefore, the total root-mean-square (rms) noise voltage due to active inductor circuit at node1 can be represented as:

$$
\overline{V_{n,out,act,ind}^{2}} = \overline{V_{n,d1}^{2}} + \overline{V_{n,d2}^{2}} + \overline{V_{n,d3}^{2}}
$$
 (12)

where, $V_{n,dx}^2$ represents noise voltage due to M_1 , M_2 , and M_3 , respectively. If $V_{n,out,Rs}^2$ is the output noise due to source resistance R_s , then Eq. (12) can be expressed as:

$$
\overline{V_{n,out,act,ind}^2} = R_s \left\{ \left(\frac{g_{m2}g_{m3}}{g_{m3} + g_{o3}} \right)^2 \frac{\gamma}{\alpha \left| S C_2 + g_{o2} \right|^2} (g_{m1} + g_{m3}) + \frac{\gamma g_{m2}}{\alpha} \right\} V_{n,out,Rs}^2 \quad (13)
$$

The output noise due $i_{n,d5}^2$ and $i_{n,d4}^2$ can be expressed as:

$$
\overline{V_{n,out,i_{nd5}}^2} = \frac{\gamma}{\alpha} \left| \frac{1}{R_s} + \frac{1}{Z_{in,act,ind}} \right|^2 \times \frac{R_s \overline{V_{n,out,Rs}^2}}{g_{m5}(1+A)^2}
$$
(14)

and

$$
\overline{V_{n,out,in,a}^2} = \frac{K^2}{P^2} \frac{\gamma g_{m4}}{\alpha R_s} \overline{V_{n,out,Rs}^2}
$$
(15)

respectively. Whereas the noise due to $V_{n,R2}^2$ is given by:

$$
\overline{V_{n,out,R2}^2} = \frac{K^2 R_2}{P^2 R_s} \times \overline{V_{n,out,Rs}^2}
$$
\n(16)

where,
$$
\overline{V_{n,out,Rs}^2} = P^2 \overline{V_{n,Rs}^2}
$$
;
\n
$$
K = \left[R_2 \left(\frac{1}{R_2 g_{m5}} \left(\frac{1}{R_s} + \frac{1}{Z_{in,act,ind}} + g_{m5} \right) + g_{m4} \right) \left(\frac{1}{R_s} + \frac{1}{Z_{in,act,ind}} \right) \right]^{-1}
$$

Electrica 2022; 22(2): 173-187 Majeed and Singh. Design of Low-Power, Low-Noise Amplifier Circuit

and

$$
P = \frac{g_{ms}(1+A)}{R_s\left(\frac{1}{R_s} + \frac{1}{Z_{in,act,ind}} + g_{ms}(1+A)\right)}
$$

Therefore, the NF of the proposed LNA can be expressed as:

$$
NF \approx 1 + R_s \left\{ \left(\frac{g_{m2}g_{m3}}{g_{m3} + g_{o3}} \right)^2 \frac{\gamma}{\alpha \left| sC_2 + g_{o2} \right|^2} (g_{m1} + g_{m3}) + \frac{\gamma g_{m2}}{\alpha} \right\}
$$

+
$$
\frac{\gamma}{\alpha} \left| \frac{1}{R_s} + \frac{1}{Z_{in,act,ind}} \right|^2 \times \frac{R_s}{g_{m5}(1+A)^2} + \frac{K^2 \gamma g_{m4}}{P^2 \alpha R_s} + \frac{K^2 R_2}{P^2 R_s}
$$
 (17)

where γ and α are the coefficients of channel-induced thermal noise.

Equation (17) and [Fig. 11](#page-7-0) reveals that NF can be reduced by considering small-sized transistor for M_1 and large size for M_5 . Antenna source resistance matching simultaneously with low NF can be achieved by a parallel combination of impedance due to feedback loop of $M₄$ and M₅, and input impedance of the active inductor (i.e., Z_{in actind}).

IV. RESULTS AND DISCUSSION

The proposed g_m -boosting AI-based CG LNA was simulated using Cadence Spectre RF at a V_{dd} supply of 1.0 V. Fig. 12 shows the results of NF and S-parameters. It is observed that NF has a span of 3.36–4.68 dB with a power gain in the range of 17.22–18.79 dB over the UWB frequency range of 3.1–10.6 GHz. The achieved values for S₁₁ and S₂₂ are less than −9.31 dB and less than −11.35 dB, respectively. The proposed LNA is a suitable option for wireless local area network (WLAN) receivers as a flat gain response of 18.0 \pm 0.8 dB with a minimum NF of 3.362 dB and excellent matching is achieved for the entire UWB frequency range. The NF of the proposed circuit is slightly higher due to the use of active inductor for input matching but it reduces the chip area. As the input RF signal is applied at the source terminal of input CG configuration, it results in a good reverse isolation of better than −64.36 dB for the entire bandwidth.

Fig. 13 shows the characteristics of the proposed AI-based LNA at 0.8 V, 1.0 V, and 1.2 V of V_{dd} supply. It has been observed that as supply voltage increases from 0.8 V to 1.2 V, the power gain increases, which decreases the value of NF but the input matching deteriorates. The value to NF varies from a minimum of 3.215 dB at V_{dd} equal to 1.2 V

to a maximum of 4.958 dB at V_{dd} equal to 0.8 V, whereas S_{21} varies from 14.70 to 20.34 dB, with a standard deviation of 1.55 dB from its average value of 18.096 dB. The mininum value of $S₁₁$ varies from less than −8.193 dB to less than −9.688 dB.

Further, it is always desired from a designed LNA that, with the change in operating temperature, the performance parameters should remain in the acceptable range. The stability of the system parameters NF, S_{21} , and S_{11} against temperature variation at different temperatures of −25°C, 0°C, 25°C, and 50°C is shown in Fig. 14. This LNA achieves NF of 3.24 dB at 25°C to 5.05 dB at 50°C and S_{21} greater than 15.90 dB and S_{11} less than −6.90 dB at different temperatures. The extremes of the parameter variations within which a circuit must function properly can be represented by process corners. [Fig.](#page-10-0) [15](#page-10-0) shows NF, S_{21} , and S_{11} at different process parameters with a comparison with LNA discussed in this paper. Due to process variation, NF varies from 3.35 to 5.52 dB, minimum S_{21} varies from 13.28 dB to 18.22 dB, and S_{11} of less than -7.3 dB.

The linearity performance of the proposed LNA is observed in terms of 1-dB compression point (P_{1dB}) , the power gain and the output signal power at P_{1dBr} third-order intercept point (IIP₃), and the second-order intercept point (IIP₂). The linearity performance plots for the proposed LNA are shown in [Fig. 16.](#page-11-0) The simulated 1-dB compression point of the proposed LNA is approximately −32.3 dBm with a flat gain of approximately 17.1–18.1 dB. The proposed LNA provides an output signal power (P_{out}) of −15.3 dBm at P_{1dB} as shown in Fig. 16(c). Two-tone test is performed at center frequency of 6 GHz with f_1 = 5.995 GHz and f_2 = 6.005 GHz spaced at 10 MHz in order to analyze IIP_3 . The simulated IIP_3 for the proposed LNA was found to be −22.8 dBm as can be seen from Fig. 16(d). For a UWB LNA, it is also important to analyze second-order linearity in case of direct-conversion type receiver architectures. The simulated *IIP*₂ of the proposed LNA is −16.8 dBm as shown in Fig. 16(e).

The phase linearity of the proposed LNA is observed in terms of group-delay variations. Due to the presence of two large-sized inductor, the proposed LNA achieves a group delay of 85.60 ± 25.2 ps for 3.1–10.6 GHz frequency range and is found comparable with the other LNAs reported in [\[16](#page-13-21)[,20](#page-13-12)] as shown in [Fig. 17.](#page-12-0)

The oscillations occur at the output of the LNA if the system is not stable. So stability is an important performance parameter. The LNA should be unconditionally stable over the entire bandwidth which can be analyzed by using Rollett's stability factor (*K*). For a system to be stable, it should satisfy the conditions expressed by equations (18) and (19):

Electrica 2022; 22(2): 173-187 Majeed and Singh. Design of Low-Power, Low-Noise Amplifier Circuit

Fig. 16. Linearity performance: (a) 1-dB Compression, (b) Gain vs. input signal power, (c) gain vs. output signal power, (d) third-order intercept point (*IIP*₃), and (e) second-order intercept point (*IIP*₂).

(18)

 $K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |\Delta|^2}{2|S_{21}S_{12}|} >$ $\frac{11^2-|S_{22}|^2+|{\Delta}|^2}{2|S_{21}S_{12}|}>1$ 21**-** 12 Δ

 $|\Delta| = |S_{11}S_{22} - S_{12}S_{21}| < 1$ (19)

The stability-factor plots for this LNA is shown in [Fig. 18,](#page-12-0) and the value of *K* is much greater than 1 and |Δ| has a value less than 1 over the entire bandwidth.

The figure-of-merit (*FOM*) of the proposed LNA can be expressed by [[16](#page-13-21),[20](#page-13-12),[23](#page-13-16)-[25](#page-13-17)]

$$
FOM[GHz / mW] = \frac{|S_{21}|_{obs} \times BW_{GHz}}{(F-1) \times P_{mw}}
$$
 (20)

where $|{\mathsf S}_{\mathsf{21}}|_{\mathsf{abs}}$ and F are the absolute values of ${\mathsf S}_{\mathsf{21}}$ and NF, respectively. The LNA has a very good *FOM* equal to 38.89.

Layout of the proposed low-noise amplifier with its post-layout simulation results are shown in [Fig. 19.](#page-13-22) It has been depicted from the results that post-layout NF is varying from 3.99 to 5.7 dB, whereas S_{21} is varying from 15.21 dB at 3.0 GHz to 16.98 dB at 9.46 GHz. The input reflection coefficient (S_{11}) remains less than -8.452 dB, whereas output reflection coefficient (S₂₂) remains less than −10.13 dB. [Table II](#page-14-0) presents the state-of-art and performance comparison with the existing works. It is depicted that the bandwidth of the inductor noise-canceling LNA proposed in [\[18\]](#page-13-10) is only 0.1–1.4 GHz. Further, LNA proposed in this work consumes less power as compared to the LNAs proposed in [\[7](#page-13-3)[,15](#page-13-23)[,18,](#page-13-10)[20](#page-13-12),[23](#page-13-16)[,25\]](#page-13-17). Also NF of the LNA proposed in [[16\]](#page-13-21) is far greater than NF of the presented work, whereas it is comparable to the NF of LNAs proposed in [[7,](#page-13-3)[13,](#page-13-9)[24](#page-13-24)]. The *IIP3* of the proposed LNA is low but is still acceptable and comparable with the LNA proposed in [[16](#page-13-21)]. It highlights the fact that the proposed AI-based LNA exhibits high S_{21} while dissipating very less power.

IV. CONCLUSION

This paper presents a CG LNA design using the q_m -boosting technique. The main contribution of this paper is its active inductorbased input matching technique for UWB LNA design utilizing only two inductors that will benefits in terms of reduced chip area. Proposed LNA consists of g_m -boosting common gate stage, gain stage, and output buffer stage. G_m-boosting technique has been used to obtain high gain and dissipate less power as it decouples the existing trade-off between NF and input impedance. An active inductor was implemented for input impedance matching, thereby reducing the chip area. Proposed 90 nm CMOS LNA was designed using Cadence software. Proposed LNA demonstrates a flat power gain of 18 \pm 0.8 dB, a minimum NF of 3.36 Db, and an input return loss less than −9.3 dB across the entire bandwidth. Proposed LNA circuit design operates in the frequency range of 3.1–10.6 GHz and dissipates 10.4 mW from 1.0 V supply. This makes the proposed LNA circuit suitable for most of the UWB wireless applications.

Peer-review: Externally peer-reviewed.

Author Contributions: Concept – H.M.; Design – H.M.; Supervision – V.S.; Analysis and/or Interpretation – H.M., V.S.; Literature Review – H.M., V.S.; Writing – H.M., V.S.; Critical Review – V.S.

Declaration of Interests: We have no conflicts of interest to disclose.

Funding: The authors declared that this study has received no financial support.

REFERENCES

- 1. G. Aiello, R., and G. Rogerson, "D.: Ultra wideband wireless systems," *IEEE Microw. Mag.*, vol. 4, no. 2, pp. 36–47, 2003. [\[CrossRef\]](https://doi.org/10.1109/MMW.2003.1201597)
- 2. S. Shahrabadi, "Ultrawideband LNA 1960–2019: Review," *IET Circuits Devices Syst.*, vol. 15, no. 8, pp. 697–727, 2021. [\[CrossRef\]](https://doi.org/10.1049/cds2.12071).
- 3. D. Im, I. Nam, H. Kim, and K. Lee, "A wideband CMOS low noise amplifier employing noise and IM2 distortion cancellation for a digital TV tuner," *IEEE J. Solid State Circuits*, vol. 44, no. 3, pp. 686–698, 2009. [\[CrossRef\]](https://doi.org/10.1109/JSSC.2008.2010804)
- 4. J. Sturm, S. Popuri, and X. Xiang, "A 65 nm CMOS resistive feedback noise canceling LNA with tunable bandpass from 4.6 to 5.8 GHz," *Analog Integr. Circ. Sig. Process.*, vol. 87, no. 2, pp. 191–199, 2016. [\[CrossRef\]](https://doi.org/10.1007/s10470-015-0658-0)
- 5. V. Singh, S. Arya, K., and M. Kumar, "G_m-boosted current-reuse inductivepeaking common source LNA for 3.1–10.6 GHz UWB wireless applications in 32 nm CMOS," *Analog. Integr. Circ. Sig. Process.*, vol. 97, no. 2, pp. 351–363, 2018. [\[CrossRef\]](https://doi.org/10.1007/s10470-018-1290-6)
- 6. A. A. Roobert, and D. G. N. Rani, "N.: Design and analysis of 0.9 and 2.3 GHz concurrent dual-band CMOS LNA for mobile communication," *Int. J. Circ. Theor. Appl.*, vol. 48, no. 1, pp. 1–14, 2020. [\[CrossRef\]](https://doi.org/10.1002/cta.2688)
- 7. D. Kalra, V. Goyal, and M. Srivastava, "Design and performance analysis of low power LNA with variable gain current reuse technique," *Analog Integr. Circ. Sig Process*, vol. 108, no. 2, pp. 351–361, 2021. [\[CrossRef\]](https://doi.org/10.1007/s10470-021-01855-6)
- 8. P. Chang, Y., and S. S. Hsu, "H.: A compact 0.1–14 GHz ultra-wideband low noise amplifier in 0.13 μm CMOS," *IEEE Trans. Microw. Theor. Tech.*, vol. 58, no. 10, pp. 2575–2581, 2010. [\[CrossRef\]](https://doi.org/10.1109/TMTT.2010.2063832)
- 9. M. Parvizi, K. Allidina, and M. N. El-Gamal, "N.: A sub-mW, ultra-low voltage, wideband low-noise amplifier design technique," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 6, pp. 1111–1122, 2015. [\[CrossRef\]](https://doi.org/10.1109/TVLSI.2014.2334642)
- 10. B. Guo, J. Chen, L. Li, H. Jin, and G. Yang, "A wideband noise-canceling CMOS LNA with enhanced linearity by using complementary nMOS and pMOS configurations," *IEEE J. Solid State Circuits*, vol. 52, no. 5, pp. 1331–1344, 2017. [\[CrossRef\]](https://doi.org/10.1109/JSSC.2017.2657598)
- 11. H. Zhang, X. Yan, J. Shi, T. Lu, J. Yang, and F. Lin, "A 0.5–5.6 GHz inductorless wideband LNA with local active feedback," *IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM)*, pp. 164–168, 2018. [\[CrossRef\]](https://doi.org/10.1109/ICAM.2018.8596368)
- 12. B. Guo, J. Gong, and Y. Wang, "A wideband differential linear low-noise transconductance amplifier with active-combiner feedback in complementary MGTR configurations," *IEEE Trans. Circuits Syst. I.*, vol. 68, no. 1, pp. 224–237, 2021. [\[CrossRef\]](https://doi.org/10.1109/TCSI.2020.3029298)
- 13. S. Ziabakhsh, H. Alavi-Rad, M. Yagoub, and C., "E.: A high gain low power 2–14 GHz ultra wide band CMOS LNA for wireless receivers," *Int. J. Electron. Commun.*, vol. 66, no. 9, pp. 727–731, 2012. [\[CrossRef\]](https://doi.org/10.1016/j.aeue.2012.01.002)
- 14. S. Woo, J. Shao, and H. Kim, "A g_m -boosted common-gate CMOS lownoise amplifier with high P1dB," *Analog Integr. Circ. Sig Process*, vol. 80, no. 1, pp. 33–37, 2014. [\[CrossRef\]](https://doi.org/10.1007/s10470-014-0306-0)
- 15. A. Sahafi, J. Sobhi, and Z. D. Koozehkanani, "Linearity improvement of *g*m-boosted common gate LNA: Analysis to design," *Microelectron. J.*, vol. 56, pp. 156-162, 2016. [\[CrossRef\]](https://doi.org/10.1016/j.mejo.2016.08.015)
- 16. S. Pandey, and J. Singh, "A low power and high gain CMOS LNA for UWB applications in 90 nm CMOS process," *Microelectron. J.*, vol. 46, no. 5, pp. 390–397, 2015. [\[CrossRef\]](https://doi.org/10.1016/j.mejo.2015.01.002)
- 17. B. Guo, and X. Li, "A 1.6-9.7 GHz CMOS LNA linearized by post distortion technique," *IEEE Microw. Wirel. Compon. Lett.*, vol. 23, no. 11, pp. 608–610, 2013. [\[CrossRef\]](https://doi.org/10.1109/LMWC.2013.2281426)
- 18. B. Guo, J. Chen, H. Chen, and X. Wang, "A 0.1–1.4 GHz inductorless lownoise amplifier with 13 dBm IIP3 and 24 dBm IIP2 in 180 nm CMOS," *Mod. Phys. Lett. B*, vol. 32, no. 2, 2018. [\[CrossRef\]](https://doi.org/10.1142/S0217984918500094)
- 19. M. Lai, T., and H. Wai, "T.: Ultra low power cascaded CMOS LNA with positive feedback and bias optimization," *IEEE Trans. Microw. Theor. Tech.*, vol. 61, no. 5, pp. 1934-1945, 2013. [\[CrossRef\]](https://doi.org/10.1109/TMTT.2013.2256144)
- 20. S. Pandey, T. Gawande, and P. N. Kondekar, "N.: A 3.1–10.6 GHz UWB LNA based on self cascode technique for improved bandwidth and high gain," *Wirel. Personal Commun.*, vol. 101, no. 4, pp. 1867–1882, 2018. **[\[CrossRef\]](https://doi.org/10.1007/s11277-018-5795-1)**
- 21. P. Heydari, 'Design and analysis of a performance-optimized CMOS UWB distributed LNA," *IEEE J. Solid State Circuits*, vol. 42, no. 9, pp. 1892–1905, 2007. [\[CrossRef\]](https://doi.org/10.1109/JSSC.2007.903046)
- 22. R. Saadi, I., and A. Hakimi, "Low-power and low-noise complementary metal oxide semiconductor distributed amplifier using the gain-peaking technique," *Int. J. Circ. Theor. Appl.*, vol. 45, pp. 319–337, 2016. [\[CrossRef\]](https://doi.org/10.1002/cta.2226)
- 23. M. Hayati, S. Cheraghaliei, and S. Zarghami, "Design of UWB low noise amplifier using noise-canceling and current-reused techniques," *Integration*, vol. 60, pp. 232–239, 2018. [\[CrossRef\]](https://doi.org/10.1016/j.vlsi.2017.10.002)
- 24. F. Daryabari, A. Zahedi, A. Rezaei, and M. Hayati, "Low-power ultra-wideband LNA employing CS-CD current-reuse and gain-controller resistor technique in 0.180-µm CMOS technology," *Analog Integr. Circ. Sig Process*, vol. 101, no. 2, pp. 187–199, 2019. [\[CrossRef\]](https://doi.org/10.1007/s10470-019-01519-6)
- 25. M. Hayati, F. Daryabari, and S. Zarghami, "Ultra-wideband complementary metal-oxide semiconductor low noise amplifier using CS-CG noise-cancellation and dual resonance network techniques," *IET Circuits Devices Syst.*, vol. 14, no. 2, pp. 200–208, 2020. [\[CrossRef\]](https://doi.org/10.1049/iet-cds.2019.0078)
- 26. R. M. Weng, and R. C. Kuo, "C. "An ω0-Q tunable CMOS active inductor for RF bandpass filters". *Inter. Sym. Sig. Sys. Elec.*, vol. 571–574, 2007. **[\[CrossRef\]](https://doi.org/10.1109/ISSSE.2007.4294540)**
- 27. L. Ma, Z. -G. Wang, J. Xu, and N. M. Amin, "A high-linearity wideband common-gate LNA with a differential active inductor," *IEEE Trans. Circuits Syst. II*, vol. 64, no. 4, pp. 402–406, 2017. [\[CrossRef\]](https://doi.org/10.1109/TCSII.2016.2572201)
- 28. J. Jang, H. Kim, G. Lee, and T. W. Kim, "W.: Two-stage compact wideband flat gain low-noise amplifier using high-frequency feed-forward active inductor," *IEEE Trans. Microw. Theor. Tech.*, vol. 67, no. 12, pp. 4803–4811, 2019. [\[CrossRef\]](https://doi.org/10.1109/TMTT.2019.2947483)
- 29. N. Koirala, "Active inductor-based ultra-wideband low noise amplifier for rejection of wireless LAN interference," *Radioelectron. Commun. Syst.*, vol. 64, no. 1, pp. 26–35, 2021. [\[CrossRef\]](https://doi.org/10.3103/S0735272721010039)

Humirah Majeed received her bachelor in technology in Electronics and Communication Engineering from Islamic University of Science and Technology, Awantipora Kashmir Jammu and Kashmir (India) in 2016 and Masters in technology from Shri Mata Vaishno Devi University, Katra Jammu and Kashmir (India) in 2019. Her research interests include RF integrated circuits and low power CMOS design.

Dr. Vikram Singh is working as an Assistant Professor in Shri Mata Vaishno Devi University, Katra Jammu & Kashmir, India. He has more than 13 years of experience in teaching and research. He did his Bachelor in Engineering from Kurukshetra University in 2004 and Masters of technology and PhD from Guru Jambheshwar University of Science & Technology in 2008 and 2019 respectively. He has published 15 research papers in International/National journals and conferences. His research interests include low power CMOS design, RF integrated circuit. He is a Life membership of ISTE, member of IETE (India), member of ISTE (India) and member of CSI (India).