.png)
In this paper, an algorithm has been proposed to design lumped element delay equalizers which is considered as a single block as opposed to the existing methods in literature. Then after obtaining the desired delay performance, the designed delay equalizer is divided and realized as cascaded first-order and/or second- order all-pass circuits. An example is given to illustrate the utilization of the proposed algorithm.