ELECTRICA

A NOVEL REVERSIBLE FAULT TOLERANT MICROPROCESSOR DESIGN IN AMS 0.35UM PROCESS

1.

Aselsan A.Ş., Gölbaşı, Ankara, Turkey

2.

Istanbul Technical University, Maslak, Istanbul, Turkey

ELECTRICA 2017; 17: 3147-3154
Read: 430 Downloads: 240 Published: 19 December 2019

In this study, reversible circuits are revisited to achieve extreme soft-defect awareness in classical CMOS circuits. Defect models in the literature are reviewed and defect scattering is analyzed. A reversible 8-bit full adder is designed in 12-bit block code domain. As a proof of concept, a pair of reversible ALUs are embedded into a microprocessor with block-code encoded data-path. The design is simulated in ams 0.35um process and a layout is obtained for tapeout.

Files
EISSN 2619-9831